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ABSTRACT
Magnetic tunnel junction (MTJ), a spintronics device, has been intensively developed in the past couple of decades because of its high
potential in terms of non-volatility, fast operation, virtually infinite endurance, scalability, and compatibility with complementary metal-
oxide-semiconductor (CMOS) integrated circuits as well as their process and circuits. Today, high-volume manufacturing of spin-transfer
torque magnetoresistive random access memory based on MTJ has been initiated for embedded memory applications in CMOS logic.
Whether MTJ is scalable along with the advancement of CMOS technology is critical for the technology’s future. Here, we review the scaling
of MTJ technology, from in-plane anisotropy MTJs to perpendicular interfacial- or shape-anisotropy MTJs. We also discuss challenges and
prospects in the future 1X- and X-nm era.
Published under license by AIP Publishing. https://doi.org/10.1063/5.0004434
Spintronics devices hold promise to reduce power consumption
and enhance performance in complementary metal-oxide-semicon-
ductor (CMOS) integrated circuits because of their features: non-
volatility, fast operation, and high endurance.1 In the CMOS logic
technology, scaling down the feature size to increase the number of
devices per unit area, the so-called Moore’s law,2 has been the driving
force in the past five decades for technological advancement and
exponential economic growth associated with it. While the end of
Moore’s law may be approaching, the scaling of devices is still the
first priority and any device technology that works with the CMOS
technology has to prove its scaling capability; spintronics devices are
no exception. Indeed, scaling has been one of the main challenges in
the development of magnetic tunnel junction (MTJ), a spintronic
device, to realize low-power, high-performance, and nonvolatile
spin-transfer torque magnetoresistive random access memory (STT-
MRAM)3–5 toward a wide variety of applications such as IoT,6 auto-
mobile,7 and cryogenic applications,8 as well as demonstrating its
application to CMOS logic.9,10 As a result of a worldwide effort, we
have witnessed significant progress in the MTJ technology.11–16 The
key technology that made today’s MTJ is the perpendicular MTJ
(p-MTJ) using interfacial anisotropy at a CoFeB/MgO interface,17
followed by p-MTJs with double-CoFeB/MgO interfaces.18 Today,
high-volume manufacturing of STT-MRAM using the CoFeB/MgO-
based interfacial p-MTJs with tens of nanometers has been initi-
ated.4–7,19–21 Efforts continue to further scale p-MTJ.22,23 Here, we
first review the requirements that the MTJ technology needs to sat-
isfy for nonvolatile memory applications, followed by the recent
advancements in the MTJ scaling, and then discuss challenges and
prospects that await the technology in the future.
An MTJ is a thin film stack structure that has two ferromagnetic
layers (free and reference layers) separated by an insulating tunnel bar-
rier (Fig. 1).24 In the MTJ, information is stored as the relative align-
ment of the magnetization orientations of the two layers, which is read
via the tunnel magnetoresistance (TMR).25,26 To write information,
the magnetization orientation of the free layer is switched by spin-
transfer torque (STT);27,28 there is an intrinsic critical current IC0
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above which the free layer changes its magnetization direction accord-
ing to the polarity of the current. Device performance of anMTJ is first
characterized by the TMR ratio, IC0, and the thermal stability factor D
(¼E/kBT, where E is the energy barrier between the two magnetization
configurations, kB is the Boltzmann constant, and T is an absolute
temperature); they determine the read, write, and retention perfor-
mance, respectively. The TMR ratio is defined as (RAP – RP)/RP, where
RAP(P) is the resistance with the antiparallel (parallel) magnetization
alignment. The requirement of TMR ratio is determined by the read
margin [¼TMR ratio/r(RP), where r(RP) is the RP distribution of
device arrays], which is typically required to be 20 or higher for reliable
and fast read operation.6 For example, if r(RP) is 5%, TMR ratio needs
to be higher than 100%. The IC0 is directly linked to the write power
consumption, given as IC0¼ (2ace/lBgSTT)E, where a is the damping
constant, c is the gyromagnetic ratio, e is the elementary charge, lB is
the Bohr magneton, and gSTT is the STT efficiency.
27,28 Low IC0 is also
desirable to achieve a small footprint of the required cell transistor,
which is crucial for high-density STT-MRAM because the transistor
size is also a limiting factor to scaling its bit density.11 For high-speed
switching at sub-10 ns, the switching current increases beyond IC0,
entering the precessional magnetization switching regime.29,30 IC0 is
translated into critical switching voltage VC0 (¼JC0RA), where JC0 is
the intrinsic critical current density and RA is the resistance (R)-area
(A) product that exponentially increases with the thickness of the insu-
lating tunnel barrier. VC0 needs to be well below the supply voltage in
the CMOS circuit, typically 1V, because the supply voltage is divided
by an MTJ and a cell transistor. For high-density standalone memory
applications capable of 10-year retention, D of 80 or higher at room
temperature is required,31 although the D requirement varies with the
distribution of device characteristics and the operation range of tem-
perature. It is important to accurately determine D for nonvolatile
application.32–34 The values of D, or E, of an MTJ experimentally
obtained depend on the models describing dominant magnetization
reversal mode, which shows a transition from domain-wall propaga-
tion to single-domain reversal with the decrease in the MTJ size.35,36
The critical size of the transition is determined by magnetic parame-
ters such as the exchange stiffness constant and the effective anisot-
ropy energy density Keff of the device, and thus understanding of such
parameters37–40 is important to determine E. For MTJs described by
the single-domain reversal model, E is written as E¼KefftA, where t is
the free-layer thickness. This leads to the necessity to increase Kefft
against the area reduction in order to ensure sufficient D as the MTJ
size shrinks. It should also be noted that keeping or reducing the JC0
proportional to Kefft while meeting the D requirement is one of the
key challenges in the MTJ scaling. For applications that require pre-
programming data, data need to be retained during the reflow-
soldering process that reaches up to 260 C,41 which can be translated
into 10-year retention at 225 C or higher.42 In addition, MTJs for
embedded applications have to be compatible with the CMOS back-
end-of-line (BEOL) processes, i.e., robust against the thermal budget,
typically 400 C or higher. Meeting all the above-mentioned require-
ments concurrently is crucial for MTJ applications in embedded and
stand-alone STT-MRAM and other applications.
The first observation of STT-induced magnetization switching in
MTJ43 was with in-plane magnetization [Fig. 1(a)]; the magnetization
easy axis is in the film plane by making the shape of the magnet ellipti-
cal using the shape anisotropy. Switching efficiency, given by D/IC0, is
low because the energy E involved in IC0 in in-plane configuration is
determined by the demagnetizing energy orders of magnitude higher
than the in-plane anisotropy energy that determines D.44 To overcome
this, perpendicular-magnetization configuration was investigated [Fig.
1(b)],45 where both D and IC0 are governed by the same perpendicular
anisotropy, providing a route to high D/IC0 with high D and low IC0.
In this case, the shape of the magnet can be made circular because the
p-MTJs no longer rely on the shape for anisotropy.
While there were early reports on STT switching in p-MTJs,46–48
the search of a perpendicular material system suitable for high-
performance MTJ was regarded as challenges49 until the report on
CoFeB/MgO p-MTJs with reduced CoFeB thickness [Fig. 2(a)].17 The
CoFeB/MgO material system had been a standard material system for
in-plane MTJs with high TMR ratio,50–52 which originates from
tunneling characteristics involved in crystalline (001) CoFe with (001)
MgO.53,54 The crystalline structure is obtained by annealing of initially
amorphous CoFeB and highly (001) oriented MgO, a solid-phase epi-
taxy of CoFeB with the adjacent highly (001) oriented MgO layer as a
template.50,51 Boron absorption at the side opposite to the CoFeB/
MgO interface was found critical.55,56 While many searched material
FIG. 1. MTJ structure consists of two ferromagnetic layers (free and reference
layers) separated by a tunnel barrier insulator. (a) In-plane configuration with an
elliptical shape and (b) perpendicular configuration with a circular shape. Whereas
the magnetization orientation in the reference layer is fixed, that in the free layer
can be switched by spin-transfer torques (STTs).
FIG. 2. Evolution of the perpendicular MTJ (p-MTJ) material stack for the MTJ scal-
ing. (a) Interfacial p-MTJ with a single CoFeB/MgO interface. (b) Interfacial p-MTJ
with double CoFeB/MgO interfaces and an insertion layer. (c) Shape-anisotropy p-
MTJ. Reference layers use synthetic ferrimagnetic layers to compensate for a shift
field.
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systems result in perpendicular anisotropy for p-MTJ, it was discov-
ered that CoFeB/MgO itself can produce perpendicular easy-axis if
one makes the CoFeB free layer thin enough; the interfacial perpendic-
ular anisotropy at the CoFeB/MgO interface overcomes the in-plane
shape anisotropy, leading to perpendicular easy axis.57 The initial p-
MTJ using the CoFeB/MgO material system showed that it satisfies
the requirements to a level that had not been possible in earlier
attempts: TMR ratio of 120%, D of 43, and IC0 of 49mA at 40nm in
diameter.17 Fast switching speed down to 1 ns58 and low write error
rate below 101159 were also demonstrated. These results clearly
showed the potential of the material system and the route toward MTJ
scaling.60–62 The use of the well-studied CoFeB/MgO system helped to
accelerate the development of the p-MTJ technology.
The D realized in these early p-MTJs was not high enough. In
order to increase D while continuing the scaling, one needs to enhance
Kefft. D is linearly proportional to t when the MTJs are assumed to fol-
low the nucleation model.63 However, increasing t makes the in-plane
shape anisotropy larger and thus the perpendicular easy axis is com-
promised. To maintain the perpendicular easy axis while increasing t,
double CoFeB/MgO interface structure was employed. To enhance the
interfacial anisotropy, a thin insertion layer of heavy metals, such as
Ta,18 Mo,64 or W,65 thin enough to exchange couple the separated free
layers, was inserted in the CoFeB free layer [Fig. 2(b)]to extract boron
from the CoFeB/MgO interfaces during annealing, resulting in high
interfacial anisotropy. The double-MgO structure having the insertion
layer doubles D without increasing IC0 compared with the single-MgO
structure, an improvement in D/IC0 by a factor of two.
18,66 This
improvement was attributed to the reduction in a67 through the sup-
pression of spin pumping by the MgO layers.68,69 Double-MgO struc-
ture allowed the scaling down to and beyond 20nm in diameter with
good performance.66,70–73 Along with the advancements in the free
layer, a reference layer with synthetic ferrimagnetic layers based on
Co/Pt multilayers was developed to compensate for a dipolar field to
the free layer.74,75 Given the advantages in the p-MTJs with the
double-MgO structure having the boron-absorbing insertion layer, it
has become a de facto standard structure for today’s STT-MRAM in
high-volume manufacturing.4–7,19–21
As an extension of the p-MTJs with the double-MgO structure, p-
MTJs having three MgO layers, or quad interfaces, was recently demon-
strated; D in the quad-interface structure was 1.5–2 times higher than
that with the double-MgO structure without an increase in IC0.
23,76
The interfacial-anisotropy p-MTJs have paved the way beyond
20nm. Further scaling capability of MTJs beyond 1X nm was demon-
strated recently. In the interfacial-anisotropy p-MTJs D is, for the first
approximation, proportional to the area of the CoFeB/MgO interface,
and as such becomes insufficient when the area is reduced.77,78 The
shape-anisotropy p-MTJs have been shown to overcome this short-
coming.22 Kefft is expressed as Kefft¼Kbt þ Ki – dNMS2t/2l0, where
Kb is the bulk anisotropy density, Ki is the interfacial anisotropy den-
sity, MS is the spontaneous magnetization, l0 is the permeability in
free space, and dN is the difference in dimensionless demagnetization
coefficient, or the shape anisotropy coefficient, between the perpendic-
ular and in-plane orientations. Figure 3(a) shows the dN with respect
to the cross-sectional aspect ratio t/D of the magnet in the free
layer. The shape anisotropy –dNMS
2t/2l0 with a disk-shaped free layer
(t/D< 1 and dN> 0) favors an in-plane easy axis, but that with a bar-
shaped free layer (t/D> 1 and dN< 0) enhances the perpendicular
anisotropy (a bar magnet!). Figure 3(b) shows the design window for
the magnet shape in the free layer regarding D and VC0, assuming that
RA¼ 1X mm2.22 The red- and blue-hatched regions indicate D  80
andVC0 0.5V, respectively. The overlapped regions indicate a favor-
able design window of the shape of the free-layer magnet to achieve
highly reliable and low-power STT-MRAM. The overlapped regions
below t¼ 3nm and above t¼ 14nm correspond to the p-MTJs based
FIG. 3. (a) Aspect ratio t/D dependence of the difference in dimensionless demagnetization coefficient dN. (b) Design window for the magnet shape in the free layer (t and D).
(c) Cross-sectional high-angle annular dark-field scanning transmission electron microscopy for the patterned MTJ with a thick FeB layer sandwiched by MgO layers. (d)–(f)
Properties of the shape-anisotropy p-MTJs: the D dependences of (d) D, (e) IC0, and (f) D/IC0. (a)–(c) are reprinted from Watanabe et al., Nat. Commun. 9, 663 (2018).
22
Copyright 2018 Author(s), licensed under a Creative Commons Attribution (CC BY) license.
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on the interfacial anisotropy and the shape anisotropy, respectively.
One can see that the interfacial-anisotropy p-MTJs limit the scaling
down to around 15nm, whereas the shape-anisotropy p-MTJs can
continue below 10 nm.
The first demonstration of this concept involved a stack similar to
the interfacial-anisotropy p-MTJs with the double-MgO structure
except for the thickness of the FeB ferromagnet in the free layer [Fig.
2(c)] and showed that indeed it is possible to have good performance
at device size of single-digit nanometers.22 Figure 3(c) shows a thick
FeB free layer sandwiched by MgO layers with D 10nm and
t 15nm observed using cross-sectional high-angle annular dark-field
scanning transmission electron microscopy for a patterned MTJ.22
Figures 3(d) and 3(e) are the measured D and IC0, and Fig. 3(f) is the
corresponding switching efficiency D/IC0. Broken lines represent calcu-
lation based on an analytical model of the shape-anisotropy p-MTJ.22
D increases as D shrinks because dN increases. Further reduction of
D results in lowering D because of the volume reduction. Yet, the
shape-anisotropy p-MTJs with RA¼ 4.5X mm2 exhibit high D below
10nm; D¼ 73 at the smallest studied diameter D¼ 3.8 nm. Current-
induced magnetization switching was observed down to D¼ 8.8 nm.
While higher D was obtained with the shape-anisotropy p-MTJs, the
obtained D/IC0 was comparable with the interfacial-anisotropy p-MTJs
with the double-MgO structure having diameters of 1X nm.70 The dif-
ference between experiment and calculation in IC0 may be related to
the device edge affected by fabrication processes.40,79
Figure 4 is the summary of the experimentally measured repre-
sentative D at room temperature of p-MTJs reported to date: the
interfacial-anisotropy p-MTJs with the single-17,58,60–62 and double-
MgO structures,18,70,80–82 and the shape-anisotropy p-MTJs22,83 are all
included. Note that the methods of D measurement in Fig. 4 differ by
the reports; D values for large MTJs, where the single-domain reversal
model is no longer effective, may vary depending on the assumption
of magnetization-reversal models, such as nucleation60 and domain-
propagation models.35,36 The interfacial-anisotropy p-MTJs with the
double-MgO structure achieve high D down to 20nm but so far not
beyond. The shape-anisotropy p-MTJs show scaling down to single-
digit nanometers, or X nm, while maintaining high enough thermal
stability. Along with the scalability, the shape-anisotropy p-MTJs also
allows one to explore free-layer material because the free layer is thick;
one can adopt materials possessing high MS, not limited to (Co)FeB-
based materials; the shape-anisotropy p-MTJs using the different
material systems, such as NiFe and Co, were successfully fabricated.83
Next, we discuss issues and challenges that need to be addressed
for further development of the MTJ technology; here, we focus on the
shape-anisotropy p-MTJ.
In a nanoscale bar-shaped ferromagnet, an upper limit of thick-
ness t, and hence D,83 is related to domain wall width dDW to realize
coherent reversal. While it is preferable to maintain t < dDW, multi-
layer structures might offer a design window in which an increase in D
is realized without triggering incoherent reversal.
For application, reduction of VC0, which is now> 0.5V, needs to
be explored. Reduction of IC0 may be possible by employing a material
with low a while maintaining D with high MS and perhaps simulta-
neously utilizing bulk anisotropy. Achieving low RA also reduces VC0.
This requires reduction of MgO thickness while avoiding MgO break
down and maintaining a high TMR ratio. The lower bound of the
MgO thickness was reported to be three monolayers.84 Physics
involved in this minimum thickness need to be investigated to further
reduce the thickness.
One needs to come up with a scheme to reduce interference
among densely packed MTJs. This is particularly true for shape-
anisotropy p-MTJs, as the shape anisotropy contribution to D is pro-
portional to MS of the employed material, which generates dipolar
fields. For example, based on the demonstrated shape-anisotropy p-
MTJs with 3.8-nm diameter,22 dipolar fields decay to less than 10% of
the coercive field of 110mT at the distance of 8 nm from the dot edge.
This means that the effect on data retention may become an issue
when the pitch of device array becomes two times device diameter.
The effect on the magnetization dynamics for ultrafast switching85
should also be investigated.
Finally, developing means for MTJ patterning, particularly high-
density array patterning, is of paramount importance for applications.
Unlike silicon patterning that uses reactive ion etching (RIE), ion
beam etching (IBE) is often used for MTJ patterning because of low
volatility of etching byproducts and vulnerability of magnetic materials
to chemical reaction with etching gases. For the fabrication of the
shape-anisotropy p-MTJs, multi-step IBE with various incident angles
was used.22,83 This process is only possible for an isolated MTJ in open
space but not applicable to dense pattern with narrow pitch. Also,
FIG. 4. D at room temperature plotted with respect to D for the various p-MTJs.
Data for the interfacial-anisotropy p-MTJs with the single-MgO structure are taken
from Ikeda et al., Nat. Mater. 9, 721 (2010) (Ref. 17); Worledge et al., Appl. Phys.
Lett. 98, 022501 (2011) (Ref. 58); Sato et al., Appl. Phys. Lett. 99, 042501 (2011)
(Ref. 60); Kim et al., IEEE IEDM 2011, 24.1.1 (Ref. 61); and Gajek et al., Appl.
Phys. Lett. 100, 132408 (2012) (Ref. 62). Data for the interfacial-anisotropy p-MTJs
with the double-MgO structure are taken from Sato et al., Appl. Phys. Lett. 101,
022414 (2012) (Ref. 18); Park et al., VLSI Symposium (2012), p. 57 (Ref. 80); Jan
et al., Appl. Phys. Express 5, 093008 (2012) (Ref. 81); Thomas et al., J. Appl.
Phys. 115, 172615 (2014) (Ref. 82); and Sato et al., Appl. Phys. Lett. 105, 062403
(2014) (Ref. 70). Data for the shape-anisotropy p-MTJs are taken from Watanabe
et al., Nat. Commun. 9, 663 (2018) (Ref. 22) and Perrissin et al., Nanoscale 10,
12187 (2018) (Ref. 83). Data are reproduced with permission from Sato et al., Appl.
Phys. Lett. 99, 042501 (2011). Copyright 2011 AIP Publishing LLC; Kim et al., IEEE
IEDM 2011, 24.1.1. Copyright 2011 IEEE; Gajek et al., Appl. Phys. Lett. 100,
132408 (2012). Copyright 2012 AIP Publishing LLC; Park et al., VLSI Symposium
(2012), p. 57. Copyright 2012 IEEE; Thomas et al., J. Appl. Phys. 115, 172615
(2014) and Sato et al., Appl. Phys. Lett. 105, 062403 (2014). Copyright 2014 AIP
Publishing LLC; and Watanabe et al., Nat. Commun. 9, 663 (2018). Copyright 2018
Author(s), licensed under a CC BY license.
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edge degradation during integration processes needs to be understood
and minimized. High-energy ion beam during IBE affects the mag-
netic stack integrity, and chemical species exposed during the follow-
ing passivation deposition, such as hydrogen, nitrogen, and oxygen,
are prone to react with the surface of magnetic materials.3 The device
performance degradation in Fig. 3(e) and the difference between phys-
ically measured and electrically determined diameters22,62 may be a
result of the fabrication process. As the MTJ size shrinks, the under-
standing of the properties of the affected parts and their role on device
performance becomes increasingly important.40,79,86,87 Size variation
and/or edge roughness induced by the patterning processes is another
general but critical issue in single-digit nanometer MTJs to ensure a
required operation margin. For example, if one has 4-nm MTJs with
the size variation of 60.4 nm (610%), the TMR ratio of 400% or
higher is necessary for the read margin of 20. Given the challenges,
fine-control and low-damage fabrication process is indispensable and
the development of such manufacturing technology will play a more
important role than ever for the MTJ technology.
We have reviewed the MTJ technology focusing on its scaling.
Since the first demonstration of the p-MTJs using the CoFeB/MgO
interfacial anisotropy with 40nm in diameter,17 scaling has been the
central issue for technology. Today, the p-MTJs with the double
CoFeB/MgO interfaces and the insertion layer18 provide high-
performance MTJ.3–7,19–21,88–91 As an extension, the p-MTJs with
quad interfaces revealed to have high enough performance for scaling
down to 1X nm.23 The shape-anisotropy p-MTJs achieved scaling to
single-digit nanometers.22,83 In the MTJ scaling technology, challenges
remain particularly in the fabrication front, i.e., integration processes.
It is important to note that, for high-speed switching below a few
nanoseconds, spin–orbit torque (SOT)92–94 switching offers another
promising route with reasonably small IC0,
95 although it is larger than
that of STT switching at a timescale longer than a few tens of nanosec-
onds. For the SOT switching of a perpendicular or an in-plane-collin-
ear magnetization,94 IC0 is independent of a,
96,97 allowing further
material flexibility. Just like DRAM and SRAM, both STT and SOT
devices, once the technology matures, may be used to fulfill different
requirements and needs. Offering non-volatility, fast operation, virtu-
ally infinite endurance, scalability, and CMOS compatibility at the
same time, spintronics devices are on their way to becoming an indis-
pensable ingredient for CMOS technology to make it low-power and
high-performance in the century of data.
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